




South Sea Semiconductor

SSM8445

Dual Enhancement Mode MOSFET

Product Summary (N-Channel)		
V _{DS} (V)	I _D (A)	R _{DS(ON)} (mΩ) Max
40V	6.8A	30 @V _{GS} = 10V
		45 @V _{GS} = 5V
		50 @V _{GS} = 4.5V

Product Summary (P-Channel)		
V _{DS} (V)	I _D (A)	R _{DS(ON)} (mΩ) Max
- 40V	- 4.8A	58 @V _{GS} = - 10V
		95 @V _{GS} = - 5V
		115 @V _{GS} = - 4.5V



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C unless otherwise noted)

Parameter	Symbol	N-Channel Limited	P-Channel Limited	Unit	
Drain-Source Voltage	V _{DS}	40	-40	V	
Gate-Source Voltage	V _{GS}	±20	±20		
Drain Current-Continuous @ T _a	I _D	25 °C	6.8	-4.8	A
		70 °C	5.5	-4.0	
-Pulsed ^b	I _{DM}	30	-20		
Drain-Source Diode Forward Current ^a	I _S	1.6	-1.6		
Maximum Power Dissipation ^a	P _D	T _a =25 °C	2.0	W	
		T _a =70 °C	1.44		
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55 to 150		°C	

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	R _{θJA}	62.5	°C/W
--	------------------	------	------

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, March 2008 (Rev 1.0)



N-Channel Electrical Characteristics (TA = 25°C unless otherwise noted)						
Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250 μA	40			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =32V, V _{GS} =0V			1	μA
Gate-Body Leakage	I _{GSS}	V _{GS} =±20V, V _{DS} =0V			±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250 μA	1	1.7	2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =6.0A		25	30	mΩ
		V _{GS} =5V, I _D =5A		35	45	
		V _{GS} =4.5V, I _D =4.5A		40	50	
On-State Drain Current	I _{D(ON)}	V _{DS} =5V, V _{GS} =4.5V	20			A
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =6.6A		10		S
Input Capacitance	C _{ISS}	V _{DS} =15V			800	pF
Output Capacitance	C _{OSS}	V _{GS} =0V			150	
Reverse Transfer Capacitance	C _{RSS}	f=1.0MHz			110	
Turn-On Delay Time	t _{D(ON)}	V _{DD} =15V, I _D =6.6A, V _{GS} =10V, R _{GEN} =3Ω			10	ns
Rise Time	t _r				35	
Turn-Off Delay Time	t _{D(OFF)}				22	
Fall Time	t _f				12	
Total Gate Charge	Q _g	V _{DS} =10V, I _D =6.6A, V _{GS} =10V			17	nC
		V _{DS} =10V, I _D =6.6A, V _{GS} =4.5V			9	
Gate-Source Charge	Q _{gs}	V _{DS} =15V I _D =6.6A, V _{GS} =10V			3.5	nC
Gate-Drain Charge	Q _{gd}				5	
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _D =1.6A		0.8	1.2	V

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.



P-Channel Electrical Characteristics (TA = 25°C unless otherwise noted)						
Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D = - 250μ A	- 40			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-32V, V _{GS} =0V			-1	μ A
Gate-Body Leakage	I _{GSS}	V _{GS} = ±20V, V _{DS} =0V			±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D = - 250μ A	-1	-1.9	-2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} = - 10V, I _D = - 4A		50	58	mΩ
		V _{GS} = - 5V, I _D = - 3.0A		85	95	
		V _{GS} = - 4.5V, I _D = - 2.5A		105	115	
On-State Drain Current	I _{D(ON)}	V _{DS} = - 5V, V _{GS} = - 10V	20			A
Forward Transconductance	g _{FS}	V _{DS} = - 5V, I _D = - 5A		10		S
Input Capacitance	C _{ISS}	V _{DS} =-15V V _{GS} =0V f=1.0MHz			800	pF
Output Capacitance	C _{OSS}				170	
Reverse Transfer Capacitance	C _{RSS}				110	
Turn-On Delay Time	t _{D(ON)}	V _{DD} = - 15V, V _{GS} = - 10V, R _{GEN} =3Ω, R _L =2.7Ω			14	ns
Rise Time	t _r				30	
Turn-Off Delay Time	t _{D(OFF)}				75	
Fall Time	t _f				35	
Total Gate Charge	Q _g	V _{DS} =-15V, I _D =-5A, V _{GS} =-10V			15	nC
		V _{DS} =-15V, I _D =-5A, V _{GS} =-4.5V			9	
Gate-Source Charge	Q _{gs}	V _{DS} = - 15V, I _D = - 5A, V _{GS} = -10V			2.5	nC
Gate-Drain Charge	Q _{gd}				5	
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _D = -1.6A		-0.8	-1.2	V

Notes :

- a. Surface Mounted on FR4 Board, t ≤10 sec.
- b. Pulse Test : Pulse Width ≤ 300 μ s, Duty Cycle ≤ 2%.
- c. Guaranteed by design, not subject to production testing.

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, March 2008 (Rev 1.0)



N-Channel




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance

P-Channel




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance



N-Channel




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature

P-Channel




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature



N-Channel




Figure 7. Transconductance Variation with Drain Current

P-Channel




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 9. Gate Charge



N-Channel




Figure 10. Maximum Safe Operating Area

P-Channel




Figure 10. Maximum Safe Operating Area




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms



N-Channel




Figure 13. Normalized Thermal Transient Impedance Curve

P-Channel




Figure 13. Normalized Thermal Transient Impedance Curve