


Product Summary (N-Channel)		
V _{DS} (V)	I _D (A)	R _{DS(ON)} (mΩ) Max
40V	6.8A	30 @V _{GS} = 10V
		45 @V _{GS} = 5V
		50 @V _{GS} = 4.5V

Product Summary (P-Channel)		
V _{DS} (V)	I _D (A)	R _{DS(ON)} (mΩ) Max
- 40V	- 4.8A	58 @V _{GS} = - 10V
		95 @V _{GS} = - 5V
		115 @V _{GS} = - 4.5V



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C unless otherwise noted)

Parameter	Symbol	N-Channel Limited	P-Channel Limited	Unit
Drain-Source Voltage	V _{DS}	40	-40	V
Gate-Source Voltage	V _{GS}	±20	±20	
Drain Current-Continuous @ T _a	I _D	6.8	-4.8	A
		5.5	-4.0	
-Pulsed ^b	I _{DM}	30	-20	A
Drain-Source Diode Forward Current ^a	I _S	1.6	-1.6	
Maximum Power Dissipation ^a	P _D	2.0		W
		1.44		
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55 to 150		°C
THERMAL CHARACTERISTICS				
Thermal Resistance, Junction-to-Ambient ^a	R _{θ JA}	62.5		°C/W

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, March 2008 (Rev 1.0)



South Sea Semiconductor

SSM8445

N-Channel Electrical Characteristics ($T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250 \mu A$	40			V
Zero Gate Voltage Drain Current	$I_{DS(0)}$	$V_{DS}=32V, V_{GS}=0V$			1	μA
Gate-Body Leakage	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$			± 100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250 \mu A$	1	1.7	2.5	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=6.0A$		25	30	$m\Omega$
		$V_{GS}=5V, I_D=5A$		35	45	
		$V_{GS}=4.5V, I_D=4.5A$		40	50	
On-State Drain Current	$I_{D(ON)}$	$V_{DS}=5V, V_{GS}=4.5V$	20			A
Forward Transconductance	g_{FS}	$V_{DS}=5V, I_D=6.6A$		10		S
Input Capacitance	C_{iss}	$V_{DS}=15V$ $V_{GS}=0V$ $f=1.0MHz$			800	pF
Output Capacitance	C_{oss}				150	
Reverse Transfer Capacitance	C_{rss}				110	
Turn-On Delay Time	$t_{D(ON)}$	$V_{DD}=15V,$ $I_D=6.6A,$ $V_{GS}=10V,$ $R_{GEN}=3\Omega$			10	ns
Rise Time	t_r				35	
Turn-Off Delay Time	$t_{D(OFF)}$				22	
Fall Time	t_f				12	
Total Gate Charge	Q_g	$V_{DS}=10V, I_D=6.6A, V_{GS}=10V$			17	nC
		$V_{DS}=10V, I_D=6.6A, V_{GS}=4.5V$			9	
Gate-Source Charge	Q_{gs}	$V_{DS}=15V$ $I_D=6.6A,$ $V_{GS}=10V$			3.5	
Gate-Drain Charge	Q_{gd}				5	
Diode Forward Voltage	V_{SD}	$V_{GS}=0V, I_D=1.6A$		0.8	1.2	V



South Sea Semiconductor

SSM8445

P-Channel Electrical Characteristics ($T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D = -250\mu A$	-40			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-32V, V_{GS}=0V$			-1	μA
Gate-Body Leakage	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$			± 100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D = -250\mu A$	-1	-1.9	-2.5	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS} = -10V, I_D = -4A$		50	58	$m\Omega$
		$V_{GS} = -5V, I_D = -3.0A$		85	95	
		$V_{GS} = -4.5V, I_D = -2.5A$		105	115	
On-State Drain Current	$I_{D(ON)}$	$V_{DS} = -5V, V_{GS} = -10V$	20			A
Forward Transconductance	g_{FS}	$V_{DS} = -5V, I_D = -5A$		10		S
Input Capacitance	C_{iss}	$V_{DS} = -15V$ $V_{GS} = 0V$ $f = 1.0MHz$			800	pF
Output Capacitance	C_{oss}				170	
Reverse Transfer Capacitance	C_{rss}				110	
Turn-On Delay Time	$t_{D(ON)}$	$V_{DD} = -15V$ $V_{GS} = -10V$ $R_{GEN} = 3\Omega$, $R_L = 2.7\Omega$			14	ns
Rise Time	t_r				30	
Turn-Off Delay Time	$t_{D(OFF)}$				75	
Fall Time	t_f				35	
Total Gate Charge	Q_g	$V_{DS} = -15V, I_D = -5A, V_{GS} = -10V$			15	nC
		$V_{DS} = -15V, I_D = -5A, V_{GS} = -4.5V$			9	
Gate-Source Charge	Q_{gs}	$V_{DS} = -15V$, $I_D = -5A$, $V_{GS} = -10V$			2.5	
Gate-Drain Charge	Q_{gd}				5	
Diode Forward Voltage	V_{SD}	$V_{GS} = 0V, I_D = -1.6A$		-0.8	-1.2	V

Notes :

- a. Surface Mounted on FR4 Board, $t \leq 10$ sec.
- b. Pulse Test : Pulse Width $\leq 300 \mu s$, Duty Cycle $\leq 2\%$.
- c. Guaranteed by design, not subject to production testing.

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, March 2008 (Rev 1.0)

N-Channel




Figure 1. Output Characteristics

P-Channel




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 3. Capacitance

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, March 2008 (Rev 1.0)

N-Channel




Figure 4. On-Resistance Variation with Temperature

P-Channel




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, March 2008 (Rev 1.0)

N-Channel




Figure 7. Transconductance Variation with Drain Current

P-Channel




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge





Figure 9. Gate Charge

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, March 2008 (Rev 1.0)


N-Channel



V_{sd}, Drain-to-Source Voltage (V)

Figure 10. Maximum Safe Operating Area

P-Channel



-V_{sp}, Drain-to-Source Voltage (V)

Figure 10. Maximum Safe Operating Area




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

N-Channel




Figure 13. Normalized Thermal Transient Impedance Curve

P-Channel




Figure 13. Normalized Thermal Transient Impedance Curve