




Product Summary		
V <sub>DS</sub> (V)	I <sub>D</sub> (A)	R <sub>DS(ON)</sub> (mΩ) Max
- 40V	- 6.5A	40 @V <sub>GS</sub> = - 10V
		62 @V <sub>GS</sub> = - 5V
		78 @V <sub>GS</sub> = - 4.5V



### FEATURES

- ◆ Super high dense cell design for low R<sub>DS(ON)</sub>.
- ◆ Rugged and reliable.
- ◆ Surface Mount package.

### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	- 40	V
Gate-Source Voltage	V <sub>GS</sub>	± 20	V
Drain Current-Continuous @ T <sub>J</sub> = 125°C	I <sub>D</sub>	- 6.5	A
-Pulsed <sup>b</sup>	I <sub>DM</sub>	- 20	A
Drain-Source Diode Forward Current <sup>a</sup>	I <sub>S</sub>	- 2.0	A
Maximum Power Dissipation <sup>a</sup>	P <sub>D</sub>	2.5	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	- 55 to 150	°C

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient <sup>a</sup>	R <sub>θJA</sub>	50	°C/W
--	------------------	----	------

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, October 2007 (Rev 1.0)



P-Channel Electrical Characteristics (TA = 25°C unless otherwise noted)						
Parameter	Symbol	Condition	Min	Typ <sup>c</sup>	Max	Unit
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> = - 250 μA	- 40			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = - 32V, V <sub>GS</sub> =0V			- 1	μA
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V, V <sub>DS</sub> =0V			±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> = - 250 μA	- 1	- 2.0	- 3	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> = - 10V, I <sub>D</sub> = - 6.0A		32	40	mΩ
		V <sub>GS</sub> = - 5V, I <sub>D</sub> = - 5.0A		52	62	
		V <sub>GS</sub> = - 4.5V, I <sub>D</sub> = - 4.5A		70	78	
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>DS</sub> = - 5V, V <sub>GS</sub> = - 10V	- 20			A
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = - 5V, I <sub>D</sub> = - 5A		14		S
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = - 20V		700		pF
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> =0V		150		
Reverse Transfer Capacitance	C <sub>RSS</sub>	f=1.0MHz		70	150	
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>DD</sub> = - 20V,		12		ns
Rise Time	t <sub>r</sub>	I <sub>D</sub> = - 1A,		10		
Turn-Off Delay Time	t <sub>D(OFF)</sub>	V <sub>GEN</sub> = - 10V,		120		
Fall Time	t <sub>f</sub>	R <sub>GEN</sub> =6Ω,		70		
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = - 20V, I <sub>D</sub> = - 6A, V <sub>GS</sub> = - 10V		15		nC
		V <sub>DS</sub> = - 20V, I <sub>D</sub> = - 6A, V <sub>GS</sub> = - 4.5V		7.5		
Gate-Source Charge	Q <sub>gs</sub>	V <sub>DS</sub> = - 20V, I <sub>D</sub> = - 6A,		2.5		
Gate-Drain Charge	Q <sub>gd</sub>	V <sub>GS</sub> = - 10V		4.5		
Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = - 1A		- 0.75	- 1.2	V

Notes :

- a. Surface Mounted on FR4 Board, t ≤ 10 sec.
- b. Pulse Test : Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- c. Guaranteed by design, not subject to production testing.

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, October 2007 (Rev 1.0)




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms





Figure 13. Normalized Thermal Transient Impedance Curve



Package Outline Dimensions

SO-8



SYMBOLS	MILLIMETERS		INCHES	
	Min.	Max.	Min.	Max.
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
B	0.41 Typ.		0.016 Typ.	
C	0.20 Typ.		0.008 Typ.	
D	4.80	4.98	0.189	0.196
E	3.81	3.99	0.150	0.157
e	1.25 Typ.		0.05 Typ.	
H	5.79	6.20	0.228	0.244
L	0.41	1.27	0.016	0.050
θ	0°	8°	0°	8°


South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, October 2007 (Rev 1.0)




## Carrier Tape & Reel Dimensions

SO-8



Package	A0	B0	K0	D0	D1	E	E1	E2	P0	P1	P2	T
SOP 8N 150 mil	6.40	5.20	2.10	$\phi 1.50$ (Min.)	$\phi 1.50$ +0.10 -0.10	12.00 $\pm 0.30$	1.75	5.50 $\pm 0.05$	8.00	4.00	2.00 $\pm 0.05$	0.30 $\pm 0.05$

UNIT : mm



Tape size	Reel Size	M	N	W	W1	H	K	S	G	R	V
12mm	$\phi 330$	330 $\pm 1$	62 $\pm 1.5$	12.4 $\pm 0.2$	16.8 -0.4	$\phi 12.75$ $\pm 0.15$	-	2.0 $\pm 0.15$	-	-	-

UNIT : mm