



South Sea Semiconductor


# SSD5030N

## N-Channel Enhancement Mode MOSFET

| Product Summary     |                    |                              |
|---------------------|--------------------|------------------------------|
| V <sub>DS</sub> (V) | I <sub>D</sub> (A) | R <sub>DS(ON)</sub> (mΩ) Max |
| 30V                 | 50A                | 9.5 @V <sub>GS</sub> = 10V   |
|                     |                    | 19.5 @V <sub>GS</sub> = 4.5V |

### FEATURES

- ◆ Super high density cell design for low R<sub>DS(ON)</sub>.
- ◆ Rugged and reliable.
- ◆ TO-252 package.
- ◆ Pb free.



### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

| Parameter   | Symbol                            | Limit      | Unit |
|---|-----------------------------------|------------|------|
| Drain-Source Voltage  | V <sub>DS</sub>                   | 30         | V    |
| Gate-Source Voltage   | V <sub>GS</sub>                   | ±20        | V    |
| Drain Current-Continuous @ T <sub>c</sub> = 25°C              | I <sub>D</sub>                    | 50         | A    |
| -Pulsed <sup>b</sup>  | I <sub>DM</sub>                   | 110        | A    |
| Drain-Source Diode Forward Current <sup>a</sup>               | I <sub>S</sub>                    | 20         | A    |
| Maximum Power Dissipation <sup>a</sup> @T <sub>c</sub> = 25°C | P <sub>D</sub>                    | 50         | W    |
| Operating Junction and Storage Temperature Range              | T <sub>J</sub> , T <sub>STG</sub> | -55 to 175 | °C   |

### THERMAL CHARACTERISTICS

|  |                  |    |      |
|--|------------------|----|------|
| Thermal Resistance, Junction-to-Case                 | R <sub>θJC</sub> | 3  | °C/W |
| Thermal Resistance, Junction-to-Ambient <sup>a</sup> | R <sub>θJA</sub> | 50 |      |

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, April 2008 (Rev 2.1)



| Electrical Characteristics (TA = 25°C unless otherwise noted) |                     |   |     |                  |      |      |
|---|---------------------|---|-----|------------------|------|------|
| Parameter   | Symbol              | Condition   | Min | Typ <sup>c</sup> | Max  | Unit |
| Drain-Source Breakdown Voltage                                | BV <sub>DSS</sub>   | V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA   | 30  |                  |      | V    |
| Zero Gate Voltage Drain Current                               | I <sub>DSS</sub>    | V <sub>DS</sub> =24V, V <sub>GS</sub> =0V   |     |                  | 1    | μA   |
| Gate-Body Leakage   | I <sub>GSS</sub>    | V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V  |     |                  | ±100 | nA   |
| Gate Threshold Voltage  | V <sub>GS(th)</sub> | V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA                                     | 1   | 1.7              | 3    | V    |
| Drain-Source On-State Resistance                              | R <sub>DS(on)</sub> | V <sub>GS</sub> =10V, I <sub>D</sub> =20A   |     | 8                | 9.5  | mΩ   |
|   |                     | V <sub>GS</sub> =4.5V, I <sub>D</sub> =10A  |     | 16               | 19.5 |      |
| On-State Drain Current  | I <sub>D(on)</sub>  | V <sub>DS</sub> =10V, V <sub>GS</sub> =10V  | 60  |                  |      | A    |
| Forward Transconductance                                      | g <sub>FS</sub>     | V <sub>DS</sub> =10V, I <sub>D</sub> =15A   |     | 15               |      | S    |
| Input Capacitance   | C <sub>ISS</sub>    | V <sub>DS</sub> =15V  |     | 1440             |      | pF   |
| Output Capacitance  | C <sub>OSS</sub>    | V <sub>GS</sub> =0V   |     | 340              |      |      |
| Reverse Transfer Capacitance                                  | C <sub>RSS</sub>    | f=1.0MHz  |     | 190              |      |      |
| Turn-On Delay Time  | t <sub>D(on)</sub>  | V <sub>DD</sub> =15V,<br>I <sub>D</sub> =1A,<br>V <sub>GS</sub> =10V,<br>R <sub>GEN</sub> =6Ω |     | 30               |      | ns   |
| Rise Time   | t <sub>r</sub>      |   |     | 40               |      |      |
| Turn-Off Delay Time   | t <sub>D(off)</sub> |   |     | 27               |      |      |
| Fall Time   | t <sub>f</sub>      |   |     | 20               |      |      |
| Total Gate Charge   | Q <sub>g</sub>      | V <sub>DS</sub> =15V, I <sub>D</sub> =9A, V <sub>GS</sub> =10V                                |     | 26               |      | nC   |
|   |                     | V <sub>DS</sub> =15V, I <sub>D</sub> =9A, V <sub>GS</sub> =4.5V                               |     | 13               |      |      |
| Gate-Source Charge  | Q <sub>gs</sub>     | V <sub>DS</sub> =15V,<br>I <sub>D</sub> =9A,  |     | 4                |      |      |
| Gate-Drain Charge   | Q <sub>gd</sub>     | V <sub>GS</sub> =4.5V   |     | 7                |      |      |
| Diode Forward Voltage   | V <sub>SD</sub>     | V <sub>GS</sub> =0V, I <sub>D</sub> =20A  |     | 0.85             | 1.3  | V    |

Notes :

- Surface Mounted on FR4 Board, t ≤ 10 sec.
- Pulse Test : Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature







Figure 6. Breakdown Voltage Variation with Temperature




**Figure 7. Transconductance Variation with Drain Current**



**Figure 8. Body Diode Forward Voltage Variation with Source Current**



**Figure 9. Gate Charge**



**Figure 10. Maximum Safe Operating Area**




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve